

Principles of Micro- and Nanofabrication for Electronic and Photonic Devices

Film Deposition Part II: Si Oxidation

Xing Sheng 盛兴




**Department of Electronic Engineering
Tsinghua University**


xingsheng@tsinghua.edu.cn

CMOS Transistors


1. Grow field oxide




2. Etch oxide for pMOSFET




3. Diffuse n-well




4. Etch oxide for nMOSFET




5. Grow gate oxide




6. Deposit polysilicon




7. Etch polysilicon and oxide




8. Implant sources and drains




9. Grow nitride





10. Etch nitride



11. Deposit metal



12. Etch metal



Properties of SiO₂

- **Very stable**
 - for Ge, GeO₂ is soluble in water, and decompose at 450 °C
 - for GaAs, GaO_x and AsO_x have many defects
- **Easily etched**
 - wet etch (HF solution) or dry etch (F based plasma)
- **Good diffusion barrier (low dopant diffusivity $D_{ox} \ll D_{Si}$)**
- **High quality insulator**
 - band gap ~ 8 eV, resistivity > 10¹⁶ Ω*cm
- **High dielectric strength (> 500 V/μm)**
- **Low interface state / defect density (< 10¹⁰ cm⁻²)**

Properties of SiO₂

TABLE 9.3 Properties of Thermal Silicon Dioxide

DC resistivity ($\Omega \cdot \text{cm}$), 25°C	10^{14} – 10^{16}	Melting point (°C)	~1700
Density (g/cm^3)	2.27	Molecular weight	60.08
Dielectric constant	3.8–3.9	Molecules/ cm^3	2.3×10^{22}
Dielectric strength (V/cm)	5 – 10×10^6	Refractive index	1.46
Energy gap (eV)	~8	Specific heat ($\text{J}/\text{g} \cdot ^\circ\text{C}$)	1.0
Etch rate in buffered HF (nm/min) ^a	100	Stress in film on Si (N/m^2)	2 – 4×10^8 Compression
Infrared absorption peak (μm)	9.3	Thermal conductivity ($\text{W}/\text{cm} \cdot ^\circ\text{C}$)	0.014
Linear expansion coefficient ($^\circ\text{C}^{-1}$)	5.0×10^{-7}		


Source: After Wolf and Tauber (1986).

^aBuffered HF: 28 ml HF, 170 ml H₂O, 113 g NH₄F.


Table 7.2 Diffusivities of Elements in SiO₂^a

Element	D at 1100°C (cm^2/s)	D at 1200°C (cm^2/s)
B	3×10^{-17} to 2×10^{-14}	2×10^{-16} to 5×10^{-14}
Ga	5.3×10^{-11}	5×10^{-8}
P	2.9×10^{-16} to 2×10^{-13}	2×10^{-15} to 7.6×10^{-13}
Sb	9.9×10^{-17}	1.5×10^{-14}
Ar	1.2×10^{-16} to 3.5×10^{-15}	2×10^{-15} to 2.4×10^{-14}

Native Oxide



clean Si (oxide removed by HF)
hydrophobic



Si with native oxide
hydrophilic





Si forms native oxide in the air (1~2 nm, a few hours)

Q: amorphous or crystalline SiO_2 ?


Thermal Oxide Growth

dry oxidation


wet oxidation



[Video](#)



The Deal-Grove (D-G) Model



- **F: oxygen flux** – the number of oxygen molecules that crosses a plane per unit area per second

The Deal-Grove (D-G) Model

$$X_{ox} = \frac{A}{2} \left\{ \sqrt{1 + \left(\frac{t + \tau}{A^2/4B} \right)} - 1 \right\}$$

A


related to reaction

B

related to diffusion

τ

initial native oxide



Thermal Oxidation


■ Process Parameters

- Time
- Temperature
- Gas type (O_2 , H_2O , ...)
- Gas pressure
- Crystal orientation
- Dopant (B, P, As, ...)

■ Control Parameters


- Oxide thickness
- Film quality (defects, dielectric strength, ...)

$$X_{ox} = \frac{A}{2} \left\{ \sqrt{1 + \left(\frac{t + \tau}{A^2 / 4B} \right)} - 1 \right\}$$



Dry vs. Wet Oxidation


Dry oxidation - used up to 100-200 nm



Calculated (100) silicon dry O_2 oxidation rates using Deal Grove.

[Video](#)


Wet oxidation - used for thicker oxides



Calculated (100) silicon H_2O oxidation rates using Deal Grove.

wet oxidation is 10~100 times faster than dry oxidation because H_2O has higher solubility/diffusivity in SiO_2

Crystal Orientation





Si (111) has smaller A ,
but same B with Si (100)

higher growth rate at
initial stage

why ??

Crystal Orientation



similar rates at long time oxidation (diffusion limited)

Thermal Oxidation - Simulation

Oxide Growth Calculator

Time Given Desired Thickness


Initial Thickness:	<input type="text" value="25"/>	Å
Desired Thickness:	<input type="text" value="10000"/>	Å
Temperature:	<input type="text" value="1100"/>	°C (700 to 1200)
Crystal Orientation:	<input checked="" type="radio"/> 100 <input type="radio"/> 111	
Environment:	<input checked="" type="radio"/> Wet <input type="radio"/> Dry	
Oxidation Time:	<input type="text" value="2:14:18"/>	hrs:mins:secs

Oxide Growth Calculator


Thickness Given Time

Initial Thickness:	<input type="text" value="25"/>	Å
Temperature:	<input type="text" value="1100"/>	°C (700 to 1200)
Crystal Orientation:	<input type="radio"/> 100 <input checked="" type="radio"/> 111	
Environment:	<input checked="" type="radio"/> Wet <input type="radio"/> Dry	
Oxidation Time:	hrs: <input type="text" value="1"/>	mins: <input type="text" value="0"/>
Thickness:	<input type="text"/>	Å

SiO₂ Film Thickness Measurement





color difference



SiO₂ Film Thickness Measurement



Spectroscopic Ellipsometer



SiO₂ in CMOS



gate oxide for transistors

$$I_{D,Sat} = \frac{W}{L} \mu C \frac{(V_G - V_{th})^2}{2}$$



SiO₂ in CMOS

Local Oxidation of Si (LOCOS)




For isolation

SiO₂ in CMOS

other methods to
deposit SiO₂

temperature



Q: why?


SiO₂ in CMOS

$$C = \frac{\kappa \epsilon_0 A}{t}$$

low κ dielectric
for insulating
reduce RC delay

high κ dielectric
for gate oxide


$$I_{D,Sat} = \frac{W}{L} \mu C \frac{(V_G - V_{th})^2}{2}$$




Oxide for High κ Dielectric

$$I_{D,Sat} = \frac{W}{L} \mu C \frac{(V_G - V_{th})^2}{2}$$

$$C = \frac{\kappa \epsilon_0 A}{t}$$






thickness t is already \sim nm
high $\kappa \rightarrow$ large $C \rightarrow$ large I_D



Film Type	Thermal SiO ₂	Al ₂ O ₃	Ta ₂ O ₅	ZrO ₂	HfO ₂
Dielectric Constant	3.95	9	26	25	25–40
Bandgap (eV)	8.9	8.7	4.5	7.8	5.7
Barrier Height to Silicon	3.2	2.8	1–1.5	1.4	1.5
Deposition Technique	Thermal Growth	CVD	CVD	CVD	CVD


Porous SiO₂ for Low κ Dielectric

SiO ₂	$\kappa = 3.9$
air	$\kappa = 1.0$




SiO₂ in Biointegrated Devices

Thermal oxide is an ideal moisture barrier



useful for implantable devices



At room temperature, it will take **> 100 years** to dissolve **1 μm thermal SiO₂** in water